# **INPUT** Frequency 10 MHz, ±2 x 10<sup>-6</sup> Level +7 dBm ±5 dB into 50 ohms OUTPUT Frequency 100 MHz. dual Level +10 dBm ±2 dB into 50 ohms. each output **STABILITY Output Phase Noise L(f)** (Free-Running) 100 Hz -130 dBc/Hz 1 kHz -155 dBc/Hz 10 kHz -175 dBc/Hz -176 dBc/Hz 100 kHz Aging ±1 x 10<sup>-6</sup> per year after 30 days operating, typical **Temperature Stability** $\pm 5 \times 10^{-7}$ free-running from 0 to $\pm 50^{\circ}$ C, (Ref. +25°C) **Phase Lock Alarm** TTLLocked: +3.5 VDC to +5.2 VDC (Hi) Out-of-Lock: +0.8 VDC max (Lo) **Phase Lock Voltage Monitor** Voltage monitor pin supplied **SPECTRAL PURITY** Harmonics ≤-30 dBc **Sub-Harmonics** ≤-50 dBc **PLL Divider Products** ≤-60 dBc **Spurious** ≤-70 dBc **MECHANICAL Dimensions** 2.5 x 3.5 x 0.8"

#### **Connectors**

SMA's and solder pins on side Feed-thru terminals for lock alarm, supply and phase lock voltage monitor

# **Packaging**

Nickel-plate machined aluminum housing

#### Mounting

Tapped holes on sides, 16 places Through holes, 4 places Threaded inserts on base, 4 places

# POWER REQUIREMENTS

Supply Voltage

+15 VDC ±5%

## Warm-Up Power

≤8 Watts at start-up for 5 minutes at +25° C

#### **Total Power**

≤5 Watts at steady state +25°C

### ADJUSTMENT Loop BW

Target Bandwidth: 60 Hz


Type 2 Loop


# CRYSTAL

# Type

SC-cut

# REV DATE REVISION RECORD DWN AUTH - 02-28-11 Initial Release PAC





16 X .060-80

Tapped Holes

