INPUT Frequency 5 MHz, ±2 x 10⁻⁶ Level +7 dBm ±5 dB into 50 ohms OUTPUT Frequency 100 MHz Level +13 dBm ±2 dB into 50 ohms STABILITY **Output Phase Noise L(f)** (Free-Running) -130 dBc/Hz 100 Hz 1 kHz -155 dBc/Hz 10 kHz -175 dBc/Hz 100 kHz -176 dBc/Hz Aging ±1 x 10⁻⁶ per year after 30 days operating, typical **Temperature Stability** $\pm 5 \times 10^{-7}$ free-running from 0 to $\pm 50^{\circ}$ C, (Ref. +25°C) **Phase Lock Alarm** TTL Locked: +3.5 VDC to +5.2 VDC (Hi) Out-of-Lock: +0.8 VDC max (Lo) **Phase Lock Voltage Monitor** Voltage monitor pin supplied **SPECTRAL PURITY Harmonics** ≤-30 dBc **Sub-Harmonics** ≤-50 dBc **PLL Divider Products** ≤-60 dBc **Spurious** ≤-70 dBc **MECHANICAL Dimensions** 2.5 x 3.5 x 0.8" Connectors SMA's and solder pins on side Feed-thru terminals for lock alarm, supply and phase lock voltage monitor

Packaging

Mounting

Supply Voltage

Warm-Up Power

at +25° C

ADJUSTMENT Loop BW

Type 2 Loop

Total Power

CRYSTAL

SC-cut

Type

+15 VDC ±5%

Nickel-plate machined

Through holes, 4 places

POWER REQUIREMENTS

Tapped holes on sides, 16 places

Threaded inserts on base, 4 places

≤8 Watts at start-up for 5 minutes

≤5 Watts at steady state +25°C

Target Bandwidth: < 5 Hz

aluminum housing

REV	DATE	REVISION RECORD	DWN	AUTH
-	02-27-12	Initial Release	PAC	JR





